



MARK PINTO, PH.D.



NANOMANUFACTURING TECHNOLOGY

NAS/SSSC Spring Meeting
April 2, 2009

APPLIED MATERIALS.


EXTERNAL USE

Moore's Law and Transistor Scaling




- Decrease transistor dimensions by k , drop voltage by k
- Circuit area reduced by $1/k^2$, speed increased by k
- Power per circuit reduced by $1/k^2$, power per area constant

Moore's Law and Transistor Cost



(Source: G. Moore, ISSCC 2003)

A Recent Product Enabled by Nanoelectronics



1975 = \$1B[†]


2006 ~ \$200

2020 = 5¢*




† Memory cost only

* Extrapolating memory cost reduction factor over last 30 years and display cost/area over last 10 years

Cost Per Function



Cost Per Function: VLSI Technology



Cost
Function

Process Cost
Area

(Good) Function
Area

Scaling has been the primary cost driver for ICs – but not at an overcompensating increase in process cost/area

Patterning Is More Than Printing

PREPARATION

Patterning Films

- CVD Hardmask
- CVD ARC/Spin-on ARC
- PVD Hardmask

Planarity Enhancement

- Ecmp
- Real-Time Profile Ctrl
- Fixed-Abrasive CMP

PRODUCTIVITY

- Automation
- eDiagnostics
- Material Handling
- Reticle Management

PRINTING

- Scanner
- Track
- Mask/Mask Etch
- Photoresist
- K_1 reduction

PATTERN TRANSFER



Etch

- High Aspect Ratio Etch
- Critical Etch
- Damascene Etch
- Trimming


PROCESS CONTROL/DFM

- CD SEM
- OPC Qualification
- APC
- Defect Inspection and Review
- Overlay

Self Aligned Double Patterning




LER = 3.1nm (3s)





LER = 1.5nm (3s)

Progress Through Materials Innovation





Source: Intel – ISTAC Meeting 2-2004


Integrated Hi-k/Metal Gate CMOS




Require Nanoscale Resolution and Throughput



Defects Reviewed Per Day at a Leading Fab




Throughput (300mm WPH)




Two Key Semiconductor Market Trends

Semiconductor content in electronics, units and transistors all continue to increase but:

- Accelerated consolidation of wafer manufacturers
 - Foundries vs. IDMs
 - Memory oversupply
 - Process R&D costs
- Fewer product families aggressively follow Moore's law
 - Application drivers
 - Developing economies
 - Performance compromises
 - Design costs



Promise of Nanotechnology



European Commission, Nanotechnology Innovation for Tomorrow's World, Research DG, 2004.

Nanomanufacturing Technology

Small features on a large production scale



Placing a nanotube?

Scale Up?




Additional
Innovation




More Than Nanofabrication – Repeatable, Robust, Reliable, Controllable and Cost Effective

Flat Panel Display (LCD) Manufacturing

LCD Industry Revenue (\$B)



Production Cost per Area (k\$/m²)



> 20% Bigger (HD)TV Every Year for the Same Price

Cost Per Function: Flat Panel Displays




Applied PECVD 5.7



AKT-PIVOT™ 55KV PVD







Courtesy Sharp



Cost per area tends to be an equivalent or predominant factor in applications other than VLSI

Flat Panel Display Equipment – PECVD



	Gen 2	Gen 3 / 3.5	Gen 4	Gen 5	Gen 5	Gen 5.5	Gen 6	Gen 7 / 7.5	Gen 8
1st Release	2/ '93~	4/ '95~	1/ '00~	8/ '01~	6/ '02~	8/ '04~	5/ '03~	7/ '04~	2006
System Layout									

Gen 10 = 60nm uniformity over $\sim 10^{19}$ nm² area at 50sph

Nanotechnology Opportunities In Energy



Energy
Conservation



Energy
Conversion




Energy
Storage

Technology to improve performance, form and cost

Architectural Coated Glass

Cost Reductions Achieved with Low-e Coatings



2000 ft² house with 300 ft² of windows

19

EXTERNAL USE



Increasing Adoption of Coated Glass




Bird's Nest Stadium (Beijing)
Shanghai SYP Engineering Glass Co.
10,000m² of high performance Low-E glass



Burj Dubai (UAE)
Guardian Industries
100,000m² SunGuard® Solar Control
and Low-E coated glass



Main Triangle Building (Frankfurt)
Guardian Industries
15,000m² SunGuard® Solar Control
and Low-E coated glass



House of Sweden (Washington DC)
AGC Flat Glass
5500m² Stopray® Elite
and Stopray® Carat glass

Savings from 2007 Global Output ~ 36,000 Bbl/day[†]

[†] Equivalent to 12 oil wells or 18Mt CO₂

Large Area Glass Coating Systems



- Glass Substrate is ~ 2.6 m x 3.6 m
 - Uniformity Spec of +/- 1% on 275 nm film (10 layer Triple Low e stack)
- 18 Chamber System ~ 90m: one panel every 20 sec
 - Output per month ~ 7Mft²

Electrochromic "Smart Glass"



Key Requirements for Market Adoption:

- **Performance:** Energy efficiency, lifetime
- **Form:** Color selection, match non-EC panes, pane-to-pane consistency, large size panes, on-off
- **Cost:** At least comparable to Low-e glass + shades

Typical Structure

- ~ 10 metal/dielectric layers, most < 100nm thick (up to ~ 500nm)

Images courtesy of Sage Electrochromics

Primary Commercial Solar PV Markets



Residential

Today's Installed Base
5.4 GW

Market Drivers
▪High utility bills
▪Availability of incentives
▪Green choice

Commercial Rooftop

Today's Installed Base
4.2 GW

Market Drivers
▪High utility bills
▪Unpredictable cost
▪Under-utilized urban space

Utility Scale

Today's Installed Base
5.4 GW

Market Drivers
▪Solar economics
▪Favorable tax policy
▪Unpredictable fuel and carbon costs

Total new PV installations in 2008 ~4.1 GW

Source: Navigant 2007, 2008, Marketbuzz 2008

Mainstream PV Technologies

Crystalline Silicon

Preferred for residential applications




Thin Film

Preferred for large scale applications





Common focus to drive down cost per watt


Solar Learning Curve: Module Cost/Watt




Crystalline Silicon PV Value Chain



Improve Material Efficiency: Thin Wafers



High Productivity ARC/Passivation





Applied ATON™ PVD



Cost / m²


Watt / m²

- Yield
- Thruput
- Uptime
- Thin wafers
- COC
- Efficiency
- Uniformity



- Low Interface State Density
- Optically Transparent
- Stable After Contact Firing

Thin Wafer Processing



0100 -1647,2[ms] (1075 Hz) SpeedCam MiniVis

Thin Film PV Value Chain

